JPS6149695B2 - - Google Patents
Info
- Publication number
- JPS6149695B2 JPS6149695B2 JP7971579A JP7971579A JPS6149695B2 JP S6149695 B2 JPS6149695 B2 JP S6149695B2 JP 7971579 A JP7971579 A JP 7971579A JP 7971579 A JP7971579 A JP 7971579A JP S6149695 B2 JPS6149695 B2 JP S6149695B2
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- register
- information
- pseudo
- signal line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Advance Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7971579A JPS564844A (en) | 1979-06-26 | 1979-06-26 | Information processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7971579A JPS564844A (en) | 1979-06-26 | 1979-06-26 | Information processor |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS564844A JPS564844A (en) | 1981-01-19 |
JPS6149695B2 true JPS6149695B2 (en]) | 1986-10-30 |
Family
ID=13697893
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7971579A Granted JPS564844A (en) | 1979-06-26 | 1979-06-26 | Information processor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS564844A (en]) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0307448B1 (en) * | 1987-03-20 | 1993-02-17 | Digital Equipment Corporation | Apparatus and method for synchronization of arithmetic exceptions in parallel pipelined execution units |
US7681022B2 (en) * | 2006-07-25 | 2010-03-16 | Qualcomm Incorporated | Efficient interrupt return address save mechanism |
-
1979
- 1979-06-26 JP JP7971579A patent/JPS564844A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS564844A (en) | 1981-01-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2539199B2 (ja) | デジタルプロセッサ制御装置 | |
JPS6239780B2 (en]) | ||
JPH1021074A (ja) | 割り込み制御方式、プロセッサ及び計算機システム | |
JPH0348537B2 (en]) | ||
US20020099922A1 (en) | Data processing apparatus including a plurality of pipeline processing mechanisms in which memory access instructions are carried out in a memory access pipeline | |
US5784606A (en) | Method and system in a superscalar data processing system for the efficient handling of exceptions | |
JPS6149695B2 (en]) | ||
JPH1196006A (ja) | 情報処理装置 | |
JP3490005B2 (ja) | 命令制御装置及びその方法 | |
JPS601655B2 (ja) | デ−タプリフェツチ方式 | |
JPS6236575B2 (en]) | ||
JP2814683B2 (ja) | 命令処理装置 | |
EP0177712B1 (en) | Masked data fetch and modifying device | |
JP2671160B2 (ja) | 例外処理方式 | |
JPH07219766A (ja) | 演算処理装置 | |
JP2783285B2 (ja) | 情報処理装置 | |
JP2894438B2 (ja) | パイプライン処理装置 | |
JP2000029690A (ja) | デ―タ処理の方法および装置 | |
JPH0222413B2 (en]) | ||
JPH0377137A (ja) | 情報処理装置 | |
JP2562838B2 (ja) | プロセッサ及びストアバッファ制御方法 | |
JPS6230455B2 (en]) | ||
JP2953451B2 (ja) | 割り込み処理方法 | |
JP2883488B2 (ja) | 命令処理装置 | |
JPH04181331A (ja) | 命令リトライ方式 |